| Graphic Processors in Computational Applications <br> Part 3 - Algorithms <br> dr inż. Krzysztof Kaczmarski <br> 2021 | Materiały sponsorowane przez: <br> Projekt „NERW 2 PW. Nauka - Edukacja - Rozwój - Współpraca" współfinansowany jest ze środków Unii Europejskiej w ramach Europejskiego Funduszu Społecznego <br> Zadanie 10 pn. „Modyfikacja programów studiów na kierunkach prowadzonych przez Wydział Matematyki i Nauk Informacyjnych", realizowane w ramach projektu „NERW 2 PW. Nauka - Edukacja Rozwój - Współpraca", współffinansowanego jest ze środków Unii Europejskiej w ramach Europejskiego Funduszu Społecznego $\square$ Rzeczpospolita Polska |
| :---: | :---: |
| Goals for today: <br> - Get familiar with parallel algorithms building blocks <br> - Understand several interesting algorithms | Part 3 - Algorithms <br> Introduction <br> Scatter/Gather <br> Map <br> Scan <br> Scan of arbitrary size arrays <br> Sample applications of scan <br> Sorting networks <br> Comparators and simple networks <br> Bitonic sort <br> Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm <br> Summary of optimizations <br> Building radix trees |
| Taxonomy of parallel machines Introduction <br> RAM - Random Access Machine <br> PRAM - Parallel Random Access Machine (EREW, CREW, ERCW, CRCW) <br> $E\{R, W\}$ - Exclusive read/write - two processors cannot access the same memory address in the same time <br> $C\{R, W\}$ - Concurrent read/write <br> It is also important to know if execution of all commands is synchronized or not. <br> - in case of GPU (CUDA) we may assure synchronization only within a block of threads. <br> - this property may spoil algorithms and needs additional work <br> - in several cases it is enough to separate input and output (see array reverse example) <br> T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2001 | Parallelization of Sequential Code Introduction <br> Speedup <br> $T$ - time, $W$ - work, $N$ - number of processors, <br> $*_{s}$ - before improvement (sequential), <br> $*_{p}$ - after improvement (parallel) $\begin{aligned} & S_{T}(N)=\frac{T_{s}}{T_{p}} \\ & S_{W}(N)=\frac{W_{p}}{W_{s}} \end{aligned}$ |
| Parallelization of Sequential Code Amdahl's Law <br> Constant Problem Size: $W_{p}=W_{s}$ <br> $T$ - time, $P$ - fraction of parallelized program, <br> $N$ - number of processors $\begin{aligned} T_{p}(N) & =(1-P) T_{s}+P \frac{T_{s}}{N} \\ S_{T}(N) & =\frac{T_{s}}{T_{p}(N)}=\frac{T_{s}}{(1-P) T_{s}+P \frac{T_{s}}{N}} \\ S_{T}(N) & =\frac{1}{(1-P)+\frac{P}{N}} \end{aligned}$ | Parallelization of Sequential Code Amdahl's Law - examples <br> - $P=\frac{1}{2}, N=2 \rightarrow S=\frac{1}{\left(1-\frac{1}{2}\right)+\frac{1}{2}}=1.25$ <br> - $P=1 \rightarrow S=N$ <br> - $P=\frac{1}{2}, N=20 \rightarrow S=\frac{1}{\left(1-\frac{1}{2}\right)+\frac{1}{20}} \approx 1.904$ <br> If $N$ is large then we can omit $\frac{P}{N}$ : <br> - $P=\frac{3}{4} \rightarrow S=\frac{1}{\left(1-\frac{3}{4}\right)}=4$ <br> - $P=\frac{1}{6} \rightarrow S=\frac{1}{\left(1-\frac{1}{6}\right)}=\frac{6}{5}=1.2$ |

Parallelization of Sequential Code
Amdahl's Law


Figure: Speedup limits by Amhdl's Law
Daniels220. English Wikipedia, CC BY-SA 3.0. https://commons.wikimedia.org/w/index.php?curid=6678551

Parallelization of Sequential Code
Gustafson's Law

## Constant Total Computation Time: $T_{s}=T_{p}$

$T$ - time, $P$ - portion of parallel program time,
$N$ - Number of processors

$$
\begin{aligned}
W_{s} & =(1-P) W_{s}+P \cdot W_{s} \\
W_{p}(N) & =(1-P) W_{s}+N \cdot P \cdot W_{s} \\
S_{W}(N) & =\frac{W_{p}(N)}{W_{s}}=\frac{(1-P) W_{s}+N \cdot P \cdot W_{s}}{W_{s}} \\
S_{W}(N) & =1-P+N \cdot P
\end{aligned}
$$

- $P=\frac{1}{2}, N=2 \rightarrow S=1-\frac{1}{2}+2 \cdot \frac{1}{2}=1.5$
- $P=\frac{1}{2}, N=20 \rightarrow S=1-\frac{1}{2}+20 \cdot \frac{1}{2}=10.5$

Heterogeneous programming with host and device Introduction


NVIDIA. Cuda c++ programming guide. www.nvidia.com/cuda

I:aculty of Mlathematics and Information Sicience

Part 3 - Algorithms
Introduction
Scatter/Gather
Map
Scan
Scan of arbitrary size arrays
Sample applications of scan
Sorting networks
Comparators and simple networks
Bitonic sort
Physical Simulations
Particles
Tree-Based Barnes Hut n-Body Algorithm
Summary of optimizations
Building radix trees

Examples of scatter and gather
Introduction

scatter: electrons-protons one thread per particle, naive histogram gather: electrons-protons one thread per output pixel, matrix multiplication, fish simulation one thread per a fish

## Map

Introduction

## Definition (Map)

The map operation takes a function $F$ (well defined for given input values) and an array of $n$ elements $\left[x_{0}, x_{1}, \ldots, x_{n-1}\right]$, and returns the array

$$
\left[F\left(x_{0}\right), F\left(x_{1}\right), \ldots, F\left(x_{n-1}\right)\right] .
$$

- This task is one of embarrassingly parallel problems.
- One of possible optimizations $\operatorname{map}(F) \circ \operatorname{map}(G)=\operatorname{map}(F \circ G)$
- Also an idea for loops parallelism (if subsequent iterations are independent).
- In CUDA $F$ must be defined as __device__ function.
- CUDA supports 2 d and 3d arrays of threads.
- ... more dimensions must be simulated.




| Part 3 - Algorithms <br> Introduction <br> Scatter/Gather <br> Map <br> Scan <br> Scan of arbitrary size arrays <br> Sample applications of scan <br> Sorting networks <br> Comparators and simple networks <br> Bitonic sort <br> Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm <br> Summary of optimizations <br> Building radix trees | Half-Cleaner[n] network <br> Sorting networks <br> Half-Cleaner: input - bitonic, <br> output - one bitonic, one bitonic-clean. <br> T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2001 Donald Knuth. The Art Of Computer Programming, vol. 3: Sorting And Searching. Addison-Wesley, 1973 |
| :---: | :---: |
| Half-Cleaner[n] and Merger[n] networks <br> Sorting networks <br> Merger: input - two sorted, <br> output - two bitonic, one clean. <br> T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2001 <br> Donald Knuth. The Art Of Computer Programming, vol. 3: Sorting And Searching. Addison-Wesley, 1973 | Parallel implementation of bitonic sort <br> Sorting networks ```Nvidia cuda sdk. www.nvidia.com/cuda __global__ static void bitonicSort(int * values) extern __shared__ int shared[]; const unsigned int tid = threadIdx.x; shared[tid] = values[tid]; __syncthreads() for (unsigned int k = 2; k <= NUM; k *= 2) for (unsigned int j=k/2;j>0;j/= 2) f unsigned int ixj = tid ~ j; if (ixj> tid) { if }((\mathrm{ tid & k) == 0){ if (shared[tid] > shared[ixj]) } swap(shared[tid], shared[ixj]); if (shared[tid] < shared[ixj]) } } swap(shared[tid], shared[ixj]); __syncthreads(); } }``` |
| Bitonic sort network <br> Sorting networks | Part 3 - Algorithms <br> Introduction <br> Scatter/Gather <br> Map <br> Scan <br> Scan of arbitrary size arrays <br> Sample applications of scan <br> Sorting networks <br> Comparators and simple networks <br> Bitonic sort <br> Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm <br> Summary of optimizations <br> Building radix trees |
| Part 3 - Algorithms <br> Introduction <br> Scatter/Gather <br> Map <br> Scan <br> Scan of arbitrary size arrays <br> Sample applications of scan <br> Sorting networks <br> Comparators and simple networks <br> Bitonic sort <br> Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm <br> Summary of optimizations <br> Building radix trees | Interaction of particles <br> Physical Simulations <br> 1. Integration - Calculate particle properties <br> 2. Update helper structures - Create grid <br> 3. Process interactions - Calculate collisions <br> Ad. 1. Relatively simple task - forces influence velocity, velocity updates position. <br> Ad. 3. There are generally three types of interactions: <br> no interaction - each particle is independent and can be simulated in parallel <br> - unlimited interaction - when all particles influence all other (gravitation) <br> - interaction limited in distance - when force (or influence) drops off with distance <br> spatial subdivision improves performance - uniform grids |



## General schema of the algorithm - kernels

 Kernel 1Compute bounding box around all bodies:

|  |  | $\ddots$ |  |
| :---: | :---: | :---: | :---: |
|  | $\ddots$ |  |  |
|  | $\ddots$ | $\ddots$ |  |
|  |  |  |  |
|  |  | $\ddots$ |  |

- Break data into equal chunks
- Perform reduction operation in blocks.
- Use $\min ()$ and $\max ()$ since they are faster than if... statement.
- The last block combines results and generates the root of the tree.

General schema of the algorithm - kernels
Kernel 2
Build hierarchical decomposition by inserting each body into octree:


- Implements an iterative tree-building algorithm that uses lightweight locks
- Bodies are assigned to the blocks and threads within a block in round-robin fashion.
- Each thread inserts its bodies one after the other by:
- traversing the tree from the root to the desired last-level cell
- attempting to lock the appropriate child pointer (an array index) by writing an otherwise unused value to it using an atomic operation
- If the lock succeeds, the thread inserts the new body and release the lock

```
General schema of the algorithm - kernels
Kernel 2-pseudocode
    Repeat to get the success flag true:
    // initialize
    cell = find_insertion_point(body); // nothing is locked, cell cached
        for retries
    child = get_insertion_index(cell, body);
    if (child != locked) {
        if (child == atomicCAS(&cell[child], child, lock)) {
            if (child == null) {
                cell[child] = body; // insert body and release lock
            } else {
                new_cell =...; // atomically get the next unused cell
                // insert the existing and new body into new cell
                threadfence(); // make sure new cell subtree is visible
                cell[child] = new_cell; // insert new cell and release
                    lock
            }
            success = true; // flag indicating that insertion succeeded
        }
}
syncthreads(); // wait for other warps to finish insertion
```


## General schema of the algorithm - kernels

Kernel 3

Summarize body information in each internal octree node:


- traverses the unbalanced octree from the bottom up to compute the center of gravity and the sum of the masses of each cell's children
- Cells are assigned to blocks and threads in a round-robin fashion.
- Ensure load-balance, Start from leaves so avoid deadlocks, Allow some coalescing
General schema of the algorithm - kernels
Kernel 3 - pseudocode
General schema of the algorithm - kernels
Kernel 5

Compute forces acting on each body with help of octree:

- For each body, the corresponding thread traverses some prefix of the octree to compute the force acting upon this body.
General schema of the algorithm - kernels
Kernel 3 - pseudocode

```
1 M // initialize ( ) {
    N \ initialize ( ) {
    for (/*iterate over existing children*) {
            (/**iterate over existing children*\Omega {
        if (/*child is ready*N { to center of gravity
```



```
        l/ cache chh
    } }
12 }
    if(\mathrm{ (missing != 0) {}
    dol}\mp@subsup{\mp@code{if (/*last cached child is now ready*\Omega {}}{{}{{
        // remove from cache and add its contribution to center of gravity
        missing--;
    } fohile (/*missing changed*/ && (missing != 0));
```



```
    // store center of gravity
    --threadfence();// make sure center of gravity is visible
    // store cumulative mass
25 子
    }
```



General schema of the algorithm - kernels Kernel 4

Approximately sort the bodies by spatial distance.
Kernel 4 is not needed for correctness but for optimization.

- It is done by in-order traversal of the tree.
- Typically places spatially close bodies close together.
- It is based on the number of bodies in each subtree, which was computed in kernel 3.
- It concurrently places the bodies into an array such that the bodies appear in the same order in the array as they would during an in-order traversal of the octree.


## General schema of the algorithm - kernels

Kernel 5 - pseudocode

```
// precompute and cache info
    // determine first thread in each warp
    for (/*sorted body indexes assigned to me*\cap {
        // cache body data
        // initialize iteration stack
        lepth = 0; 
            while (/*there are more nodes to visit*\ {
                if (/*I'm the first thread in the warp*\cap{
                // move on to next node
                // read node data and put in shared memory
        _threadfence_block();
        --threadfence_block();
            // get node data from shared memory
                // compute distance to node (%ll(/*distance )= cutoff*\Omega) {
                    // compute interaction force contribution
                    else {
                if (/*I'm the first thread in the warp*\ {
                // push node's children onto iteration stack
                } threadfence block()
        } else {
                else { depth = max(0, depth-1); // early out because remaining nodes are also null
        }
        depth--;
    // update body data
```

| General schema of the algorithm - kernels Kernel 6 | I:aculty of Mathematics and Information Sicience $\qquad$ |
| :---: | :---: |
|  | Part 3 - Algorithms |
|  | Introduction |
|  | Scatter/Gather |
| Update velocities and positions of all bodies: | Map |
| It is a straightforward, fully coalesced, nondivergent streaming kernel. | Scan of arbitrary size arrays |
|  | Sample applications of scan |
| - As in the other kernels, the bodies are assigned to the blocks and threads within a block in round-robin fashion. | Sorting networks Comparators and simple networks Bitonic sort |
|  | Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm <br> Summary of optimizations |
|  | Building radix trees |
| ${ }_{65} / 77$ |  |
| Summary of optimizations <br> Physical Simulations | Summary of optimizations <br> Physical Simulations |
|  |  |
|  | MAIN MEMORY |
| MAIN MEMORY | Maximize Coalescing |
| Minimize Accesses | - Use multiple aligned arrays, one per field, instead of arrays of structs or structs on heap |
| Let one thread read common data and distribute data to other threads via shared memory | Use a good allocation order for data items in arrays |
| When waiting for multiple data items to be computed, record which items are ready and only poll the missing items | Share arrays or elements that are known not to be used at the same time |
| - Use thread throttling (see control-flow section) | Minimize CPU/GPU Data Transfer <br> - Keep data on GPU between kernel calls <br> - Pass kernel parameters through constant memory |
|  |  |
| $67 / 77$ | 6877 |
| Summary of optimizations <br> Physical Simulations | Summary of optimizations |
|  |  |
| CONTROL FLOW | LOCKING |
|  |  |
| - Group similar work together in the same warp Combine Operations | Minimize Locks <br> - Lock as little as possible (e.g., only a child pointer instead of entire node, only last node instead of entire path to node) <br> Use Lightweight Locks |
| Combine Operations <br> - Perform as much work as possible per traversal, i.e., fuse |  |
| Throttle Threads | Use Lightweight Locks <br> - Use flags (barrier/store and load) where possible |
| Insert barriers to prevent threads from executing likely useless work | Use atomic operation to lock but barrier/store or just store to unlock |
|  | Reuse Fields |
| Minimize Control Flow | - Use existing data field instead of separate lock field |
| $69 / 77$ | 70 |
| Summary of optimizations <br> Physical Simulations | Part 3 - Algorithms © $\begin{aligned} & \text { Paculty of Mathematics } \\ & \text { and } \\ & \text { noformation Sicience }\end{aligned}$ |
|  |  |
|  | Introduction |
|  | Scatter/Gather |
| HARDWARE | Map |
| Exploit Special Instructions <br> - Use min, max, threadfence, threadfence block, syncthreads, all, rsqft, etc. operations <br> Maximize Thread Count <br> - Parallelize code across threads <br> - Limit shared memory and register usage to maximize thread count | Scan of arbitrary size arrays |
|  | Sample applications of scan |
|  | Sorting networks Comparators and simple networks Bitonic sort |
|  | Physical Simulations <br> Particles <br> Tree-Based Barnes Hut n-Body Algorithm Summary of optimizations |
|  | Building radix trees |
| ${ }_{11} 77$ |  |

Building a radix search tree
Radix search tree

At each level we consider $r$ bits of the vectors.
We get $2^{r}$ possible children of each node.

$r=2$.

| $x$ |  |
| :---: | :---: |
| 000000 |  |
| 001000 |  |
| 01101 | $\mathbf{0 2 1}$ |
| 11011 | 123 |
| 1100 | 310 |
| 110110 | 312 |
| 110111 | 313 |

Parallel Tree Building
Top-down (level 1)


$$
\begin{array}{l|l}
\widetilde{x}^{T} & 001333 \\
022111 \\
013023
\end{array}
$$

- Marking existence of children
$\begin{array}{cccccccccccc}c_{0} & c_{1} & c_{2} & c_{3} & c_{4} & c_{5} & c_{6} & c_{7} & c_{8} & c_{9} & c_{10} & c_{11}\end{array}$
- Pre-scan array
$\begin{array}{llllllllllll}0 & 1 & 1 & 2 & 2 & 2 & 2 & 3 & 3 & 3 & 4 & 4\end{array}$
- Number of children in the next level: $4+0=4$
- Repeat in parallel for each existing child node (blocks)...

Parallel Tree Building
Top-down (level 0)

- sort input vectors
- transpose data vectors - columns are rows now


| $\widetilde{x}^{T}$ | 001333 |
| :--- | :--- |
|  | 022111 |
| 013023 |  |

$\begin{array}{llll}c_{0} & c_{1} & c_{2} & c_{3}\end{array}$

- Marking existence of children
$\begin{array}{llll}1 & 1 & 0 & 1\end{array}$
- Pre-scan array

0122

- Number of children in the next level: $2+1=3$
- In parallel for each existing child node(blocks):


## Bibliography

(iny E Blelloch. Prefix sums and their applications, 1990.
( Martin Burtscher and Keshav Pingali. An efficient cuda implementation of the tree-based barnes hut n -body algorithm. GPU Computing Gems Emerald Edition, 122011.

围 T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2001.

Rvidia cuda sdk. www.nvidia.com/cuda.
( Daniels220. English Wikipedia, CC BY-SA 3.0.
https://commons.wikimedia.org/w/index.php?curid=6678551.
Simon Green. CUDA particles. www.nvidia.com/cuda, 2008

Projekt „NERW 2 PW. Nauka - Edukacja - Rozwój - Współpraca" współfinansowany jest ze środków Unii Europejskiej w ramach

Europejskiego Funduszu Społecznego
Zadanie 10 pn. „Modyfikacja programów studiów na kierunkach prowadzonych przez Wydział Matematyki i Nauk Informacyjnych", realizowane w ramach projektu „NERW 2 PW. Nauka - Edukacja Rozwój - Współpraca", współfinansowanego jest ze środków Unii Europejskiej w ramach Europejskiego Funduszu Społecznego
$\qquad$
Materiały sponsorowane przez:

